|
Instrumental |
|
Our series of versatile bench tools enable significant productivity enhancements during design characterization or validation. Our validation tools are perfect companions to our customers’ bench equipment, offering the opportunity for multi-lane physical-layer characterization of chip transmitters and receivers. They offer unprecedented flexibility ranging from protocol interrogation to simple go/no-go validation. |
|
Multi-Lane, PC-Controlled HSIO Validation Tools |
|
Example PHY Tests |
|
Features and Benefits Our highly integrated tools offer “one-click” physical-layer validation features for the most advanced applications. To characterize receivers, our tools offer jitter injection and voltage stress capabilities. Similarly, to validate transmitters, our tools offer jitter and eye diagram measurement. The tools are fully integrated, and are controlled using any Microsoft Windows-based Personal Computer. They also offer standard cable connectors to fit right into our customers’ laboratory environment. |

|
Transmit BER Transmit Jitter Transmit Eye
Receive BER Receive Jitter Tolerance Receive Sensitivity
|
|
Example GUI Captures |
|
Copyright © 2012 DFT Microsystems, Inc., All Rights Reserved |


|
Integrated SerDes Testers DJ1000 3.2 Gbps parallel BERT with jitter injection DV1600 6.4 Gbps SerDes Port Validation Tester DV1700 12.5 Gbps SerDes Port Validation Tester |